board setting for DDR2 HP core

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

board setting for DDR2 HP core

873 Views

Hi all,

When I use DDR2 HP core, I find there is page for board setting include ck/ck# slew rate, addr/command slew rate, DQS/DQS# slew rate, DQ slew rate.

How can I know these parameters?

If I don't change these parameters when I generate DDR2 HP core(use the default value provided by altera), my DDR2 HP core can work or not?

Regards

Tom

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.