FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

can not understand the figure of High-Performance controller ?

Altera_Forum
Honored Contributor II
‎03-10-2015 05:12 PM
1,138 Views

http://www.alteraforum.com/forum/attachment.php?attachmentid=10313&stc=1  

 

 

I can not understand the figure in "Chapter 3: Using High-Performance DDR, DDR2, and DDR3 SDRAM with SOPC Builder" 

what is the signal which the red arrow point to?
Preview file
166 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-10-2015 05:21 PM
444 Views

That's a glitch.. Probably caused by combinational logic after the last flip-flop in the data path to those signals. 

 

If the signal was being used by a clock somewhere it would be an issue. But as long as it's stable before the next rising edge it should be ok for the date path. it's fine.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.