FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6514 Discussions

can not understand the figure of High-Performance controller ?

Altera_Forum
Honored Contributor II
973 Views

http://www.alteraforum.com/forum/attachment.php?attachmentid=10313&stc=1  

 

 

I can not understand the figure in "Chapter 3: Using High-Performance DDR, DDR2, and DDR3 SDRAM with SOPC Builder" 

what is the signal which the red arrow point to?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
279 Views

That's a glitch.. Probably caused by combinational logic after the last flip-flop in the data path to those signals. 

 

If the signal was being used by a clock somewhere it would be an issue. But as long as it's stable before the next rising edge it should be ok for the date path. it's fine.
0 Kudos
Reply