- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
http://www.alteraforum.com/forum/attachment.php?attachmentid=10313&stc=1
I can not understand the figure in "Chapter 3: Using High-Performance DDR, DDR2, and DDR3 SDRAM with SOPC Builder" what is the signal which the red arrow point to?Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
That's a glitch.. Probably caused by combinational logic after the last flip-flop in the data path to those signals.
If the signal was being used by a clock somewhere it would be an issue. But as long as it's stable before the next rising edge it should be ok for the date path. it's fine.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page