FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5919 Discussions

compile issue with design unit generic_pll

Altera_Forum
Honored Contributor II
‎08-09-2012 12:40 AM
887 Views

I am new to compiling the Altera PCIE core. I am attempting to elaborate file/module altpcie_hip_256_pipen1b.v but I am getting an error becuase the design unit 'generic_pll' is unresolved. I spent some timing grepping for the 'generic_pll' design unit but I cannot find it. I am not sure what I need to do to compile/reference the 'generic_pll' design. Suggestions welcomed.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-09-2012 12:46 AM
103 Views

Looks like the generic_pll definition is in the altera_lnsim library located for version 12.0 in <install_path>/altera/12.0/quartus/eda/sim_lib directory or something similar. 

 

Pete
0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.