FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

component editor

Altera_Forum
Honored Contributor II
‎02-18-2011 08:27 AM
1,294 Views

I create a new component ,which has four clocks.The SOPC Builder give a error:Module has too many unassociated clocks.only one unassociated clock is allowed. 

How can I deal with it? 

Thank you!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-18-2011 08:48 AM
616 Views

how about... 

 

make one clock as main signal. 

and make others as conduit end. 

so giving clocks from outside of SOPC builder. 

 

how about that?
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-18-2011 08:58 AM
616 Views

It's OK,thank you!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.