FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

contamination and gaps

Floydccc
Beginner
‎04-10-2023 07:25 PM
1,151 Views

Good day!

The 5CEBA2F23C8N substrate has contamination and gaps.

I have uploaded pictures in the attachment. Could you please help me check if these are normal phenomena and Will it affect usage？

thank you 

Preview file
1158 KB
Preview file
1226 KB
Preview file
1145 KB
Preview file
1177 KB
0 Kudos

Link Copied

2 Replies
Zawani_M_Intel
Employee
‎05-24-2023 06:30 PM
1,014 Views

Hi Floydccc,


Can you explain further photo number 2? Or you can share the zoom out photo for that?


Wani


0 Kudos
Copy link
Zawani_M_Intel
Employee
‎06-19-2023 08:51 PM
953 Views

We do not receive any response from you to the previous reply that I have provided.

This thread will be transitioned to community support.

If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Thank you.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.