FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

ddr controller ip performance

Altera_Forum
Honored Contributor II
736 Views

Hi, 

I am trying high performance ddr controller in my design. But I meet some performance problem when simulating it. First, the local_init_done signal goes high very late at about 4000us, but I have selected quick carlibration when generating the ip. Second, the RAS to CAS delay is too long about 12 ddr clock cycles, while I set the tRCD to 15ns in customed memory model. Then how can I solve these problems?:confused: 

 

Thanks! 

BTW, I use quartus II 9.0
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
87 Views

If I use quartus 10.0, the carlibration time can be minimized, but the RC delay is still very large for performance.

Reply