ddr controller ip performance

[Altera_Forum]

Hi, 

I am trying high performance ddr controller in my design. But I meet some performance problem when simulating it. First, the local_init_done signal goes high very late at about 4000us, but I have selected quick carlibration when generating the ip. Second, the RAS to CAS delay is too long about 12 ddr clock cycles, while I set the tRCD to 15ns in customed memory model. Then how can I solve these problems?:confused:    Thanks!  BTW, I use quartus II 9.0

[Altera_Forum]

If I use quartus 10.0, the carlibration time can be minimized, but the RC delay is still very large for performance.