FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

dma read master and write master specification

AWu6
Beginner
‎02-11-2020 02:41 AM
970 Views

is there any document about the detail of sgdma read master and write master?

i can only get the simple doc with only signal spec, not timing diagram and spec, so I'm confused about how to use it separately without dispatcher.

0 Kudos

Link Copied

1 Reply
RichardTanSY_Altera
Moderator
‎02-14-2020 10:05 AM
862 Views

DMA Read and Write Block:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf#page=378

 

Avalon Interface Specification (Typical Read and Write Transfers):

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf#page=21

 

In the Platform Designer, you can click on the Data_Write_Master and the it will shows an example of a waveform.

Click the details on the top right corner to learn more.

Capture.JPG

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.