FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

dma read master and write master specification

AWu6
Beginner
269 Views

is there any document about the detail of sgdma read master and write master?

i can only get the simple doc with only signal spec, not timing diagram and spec, so I'm confused about how to use it separately without dispatcher.

0 Kudos
1 Reply
RichardTanSY_Intel
161 Views

DMA Read and Write Block:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf#page=...

 

Avalon Interface Specification (Typical Read and Write Transfers):

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf#...

 

In the Platform Designer, you can click on the Data_Write_Master and the it will shows an example of a waveform.

Click the details on the top right corner to learn more.

Capture.JPG

Reply