FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

fir ii compiler 14.1 issue when decimating from <10MSPS

Altera_Forum
Honored Contributor II
‎03-29-2015 06:44 AM
871 Views

So I'm working on a system with 3 decimation filters starting from 20msps and going down to 2.5msps.  

The first 2 filters display a respone similar to the MATLAB results but the 3rd one shows a response at 1khz filter instead of 1mhz, the issue occurs when I set the sample rate to less than 10msps.  

 

Is there anything I can do?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-31-2015 03:47 AM
155 Views

A couple of updates if anyone is intrested: 

1. the problem occurs only when the output sample rate reaches below 5msps, meaning that decimaiton and single rate under said sample rate will cause this bug. 

2.I don't think the bug is passed on to the design and only a visual bug with the IP compiler, I will know if that is the case soon. (comparing results with my matlab simulation)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.