FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5989 Discussions

help: DDR2 controller is unstable

Altera_Forum
Honored Contributor II
795 Views

I use the DDR2 SDRAM Controller v9.1 and my board is StratixII series. My problem is the ddr2 controller works correctly when the whole project just contains ddr2 controller, but when I add some other modules, the ddr2 controller becomes unstable. The phenomenon is that after I press the global reset(asynchronous), there will be two possible results. One is ddr2 controller works correctly, no data read from ddr2 is wrong, another is ddr2 controller works incorrectly, some data read from ddr2 is wrong. I don't know why. Can anyone tell me what cause this problem? Thank you very much.

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
84 Views

Did u connect the global reset and the other reset together?If not connect them together and check.

Reply