FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

help:DDR2 problem

Honored Contributor II

Hi, I met a strange problem about DDR2 controller. I use the DDR2 SDRAM Controller v9.1. Sometimes the local_rdata has a value a cycle early before the local_rdata_valid is high and the following values are not what I have written into the ddr2 when local_rdata_valid is high. How can I solve this problem? Thank you very much.

0 Kudos
0 Replies