FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

help:DDR2 problem

Altera_Forum
Honored Contributor I
745 Views

Hi, I met a strange problem about DDR2 controller. I use the DDR2 SDRAM Controller v9.1. Sometimes the local_rdata has a value a cycle early before the local_rdata_valid is high and the following values are not what I have written into the ddr2 when local_rdata_valid is high. How can I solve this problem? Thank you very much.

0 Kudos
0 Replies
Reply