FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

help: Genlock Function of CVO

Altera_Forum
Honored Contributor II
‎09-01-2010 01:46 AM
1,017 Views

I start to evaluate the Genlock function of CVO, but it can not lock to the source. 

(It is based on the UDX2_1_LABS lab3 from Altera; and Arria II GX Devkit+ HSMC-SDI) 

In the SOPC, CVI(sdi_in_1) connected to terminator, Test Pattern Generator connected to CVO(sdi_out_1). 

Outside the SOPC, sof and locked_sof from the CVI connected to CVO. 

 

In the Nios software, the_sdi_out_1.set_genlock(true) to enable CVO genlock function, but when read the status of CVO, it always not genlocked (the_sdi_out_1.is_genlocked()).  

 

The format of sdi_in_1 is PAL, and TPG and CVO is also set to PAL. 

I check the sof from the CVI, it is a 25Hz pulse, it should be OK. 

I check the CVO (sdi_out_1) output by SDI monitor, and it is OK. 

 

Please help me! 

 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-01-2010 07:57 AM
317 Views

Hi, 

 

After set the CVO output clock tracing the SDI_IN clock using the vcxo, then the CVO output can genlocked to SDI_IN. 

 

:rolleyes:
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.