how to generate verilog file from dsp builder

[Altera_Forum]

please tell me how can i generate verilog file from dsp builder..i don't want vhdl file..

[Altera_Forum]

DSP Builder only generates VHDL. if you're looking to simulate you might try finding instructions for simgen, which are lurking on Altera's website. simgen can create a Verilog simulation model for VHDL files.

[Altera_Forum]

sorry sir..but i didn't get your meaning of simgen..what is simgen?? i didn't get any result regarding it on altera site

[Altera_Forum]

this was my 3rd hit for simgen: 

 http://www.altera.com/support/kdb/solutions/rd07132006_347.html