FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

in the ALTLVDS_ RX Only ip core i want to syncronize the start data as in the page attached how i do it

OADAM1
Beginner
504 Views
 
0 Kudos
1 Reply
SreekumarR_G_Intel
138 Views

Can you send me the design file you started with ? I will start from that and send back working file with Texas ADC Interface for one channel.

 

Thank you ,

 

Regards,

Sree

Reply