FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

in the ALTLVDS_ RX Only ip core i want to syncronize the start data as in the page attached how i do it

OADAM1
Beginner
‎06-04-2019 09:18 AM
1,006 Views
 
Preview file
256 KB
0 Kudos

Link Copied

1 Reply
SreekumarR_G_Intel
Employee
‎06-07-2019 03:43 PM
640 Views

Can you send me the design file you started with ? I will start from that and send back working file with Texas ADC Interface for one channel.

 

Thank you ,

 

Regards,

Sree

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.