is DDR controller support 64M single chip?

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

is DDR controller support 64M single chip?

869 Views

I have some doubt about DDR memory controller:

I found the ddr controller doesn't support 64M bytes(32M X16) single ddr memory chip, can I modify the address lines of this IP?

I add a ddr controller,but why my SOPC doesn't require a PLL for memory controller?

by the way

quartus warning:

Info: Pin write_clk_to_the_ddr_sdram not assigned to an exact location on the device,

But I can't find this signal on memory chip.

Warning: Setup slack is -6 ps associated with pin 'ddr_dq_to_and_from_the_ddr_sdram[4]' ( variation port 'dq(4)', 'input_cell_L[0]') ( Total of 2 paths with negative slack)

thanks for helping me.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.