FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

jesd204b IP core have problem

Altera_Forum
Honored Contributor II
825 Views

When I use the altera_jesd204 IP core in my procedure ,I try to use modelsim-altera to do RTL simulations .Then I find this problem.When the modelsim compiles the altera_jesd204_8b10b_dec.v ,it find two syntax errors.But the license don't include viewing support, so I have no idea what should I do to continue my RTL simulation?

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
83 Views

Hi, 

 

Looking at the error messages, it seems like there is some internal issue with the IP .v files. Just wonder which version you are using? You might want to try the latest version to see if it works.
Altera_Forum
Honored Contributor II
83 Views

My Quartus ii version is 13.1,and the IP is for this version too.So may be I should try Quartus II 14.0?

Altera_Forum
Honored Contributor II
83 Views

Hi, 

 

The latest Quartus II version is 15.0. It would be great if you could try with the latest version.
Reply