FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

local_rdata_valid in DDR2 Controller V7.2 SP3

Altera_Forum
Honored Contributor II
1,220 Views

HI: 

i have a problem about the local_rdata_valid in my design,i use DDR and DDR2 SDRAM Controller V7.2 SP3,DDR2 chip is MT47H16M16,and i find the signal local_rdata_valid the controller output sometimes delay one clock output and sometimes output right even the same sof file ,that is this time i downloader once my sof file and the local_rdata_valid output is ok,but next time i downloader the same sof file and the local_rdata_valid signal output delay one clock.i get the signal with signaltap! 

can any one tell me why?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
176 Views

please do not send the same question multiple times

0 Kudos
Altera_Forum
Honored Contributor II
176 Views

sorry ,i'm a little anxiety 

anyone can help me?
0 Kudos
Reply