FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

mem_clk and mem_clk_n

Altera_Forum
Honored Contributor II
‎05-08-2010 06:59 PM
1,124 Views

Why the mem_clk signals are declared as bidirectional(inout) in rtl code of DDR/DDR2 memory IP?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-11-2010 04:55 AM
220 Views

Its for a self calibrating mimic path. Check out this link 

 

http://www.altera.com/support/kdb/solutions/rd08162007_376.html
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.