FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

multiple MSI using PCIe with Avalon-MM

MPELE1
Beginner
2,055 Views

I set the MSI to request 4 messages​.

I connected several irq on RXmirq pcie-interrupt port,

and I've got only one MSI message in host side

I'm using stratix-V and Quartus 14.0

 

thanks,

mike

0 Kudos
2 Replies
JonWay_C_Intel
Employee
800 Views

Hi @MPELE1​ 

 

Have you any success requesting 4 messages via MSI before?

If you had migrated this design, was it working with previous Quartus version? If yes, would it be possible for you test with the latest Quartus version?

0 Kudos
JonWay_C_Intel
Employee
800 Views

Also, to seek clarification.

Correct me if wrong, MSI is a transmitted as MWr. How is it able to request MSI?

Do you mean you actually trigger 4 conditions that should activate the 4 MSI MWr to host, but the host is receiving just 1 MSI?

If yes, what is the trigger condition? PCIe error or application error?

0 Kudos
Reply