Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
1,222 Views

port assignment in vhdl

hi all, i am new to VHDL and this question may be easy for you.my question is: 

how can i assign value to an in port?my port declaration is: 

DATA_I : in std_logic_vector(7 downto 0); 

 

i am trying to assign a value above but simulator says that a port can not be driven.do you have any idea?
0 Kudos
5 Replies
Altera_Forum
Honored Contributor I
33 Views

An in port represents an external input to your logic. It can't be driven internally. What do you want to achieve?

Altera_Forum
Honored Contributor I
33 Views

thanks for replies.i am trying to debug my VHDL program, i use a simulator for this.how can i give values to in port for debuging?

Altera_Forum
Honored Contributor I
33 Views

In a simulator, the design under test will be instantiated in a testbench. There you can drive input and inout ports and also force internal signals, if necessary.

Altera_Forum
Honored Contributor I
33 Views

thank you, i will try to do UUT issue in the simulator.