FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

problem about PCIe DMA chain reference design

Altera_Forum
Honored Contributor II
‎10-26-2011 02:08 AM
1,585 Views

About PCIe DMA chain reference design, can set DMA read and write register in the same time? It means let DMA to do read and write operations at the same time. I use PCIe Gen1 x1 channel on cyclone IV GX.  

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-31-2011 06:53 PM
537 Views

I assume you meant to say, chaining dma design. 

The chaining DMA or the AN345 design, does have read/write at same time. 

The pull down menu should say, 

read, write, read then write, write then read, read and write. 

You just need to select read and write, so the transaction happens both direction at same time as you are looking for.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.