FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

problem about PCIe DMA chain reference design

Altera_Forum
Honored Contributor II
1,128 Views

About PCIe DMA chain reference design, can set DMA read and write register in the same time? It means let DMA to do read and write operations at the same time. I use PCIe Gen1 x1 channel on cyclone IV GX.  

Thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
80 Views

I assume you meant to say, chaining dma design. 

The chaining DMA or the AN345 design, does have read/write at same time. 

The pull down menu should say, 

read, write, read then write, write then read, read and write

You just need to select read and write, so the transaction happens both direction at same time as you are looking for.
Reply