FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5984 Discussions

problem creating custom component by HDL code generated by dsp Builder.

Altera_Forum
Honored Contributor II
1,137 Views

I am using Quartus v15.0 and also DSP Builder with same version. 

 

In my project i have to integrate my simple system (including: Nios II, Jtag Uart,On chip Memory) with my own component.The HDL code i used for my component has generated by dspba (Non adaptive 2D beamforming). i wrote wrapper for component. after i built my system, In nios II eclipse when i want to communicate with my component i received wrong results. 

 

can anyone help through this. 

 

thanks 

babak
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
144 Views

HDL Coder supports code generation for Simulink models constructed with a combination of blocks from from Intel DSP Builder Advanced Blockset. The DSP Builder Subsystem block in HDL Coder enables you to include models built with Intel DSP Builder Advanced in Simulink. HDL Coder uses Intel DSP Builder to generate code from the subsystem blocks and integrate the complete design into synthesizable HDL code. 

 

This approach enables you to: 

 

Use HDL Coder area and speed optimizations for Simulink components. 

Leverage Intel-optimized blocks in DSP Builder. 

Reuse legacy models built with Intel-specific blocks for simulation and code generation.
Reply