FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

Why the tx_serial_data is single ended in 10G BASE R IP

Altera_Forum
Honored Contributor II
883 Views

hi, 

why the tx_serial_data/rx_serial_data of 10G base-R is single ended?  

Will the quartus insert one diff buf for it if I only use this the single ended tx_serial_data/rx_serial_data as the top pins, then constrain it as lvds signal?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
110 Views

Hi,  

 

yes, when you assign tx_serial_data/rx_serial_data pin locations and LVDS standart it will automaticaly create differential pairs for tx_serial_data/rx_serial_data pins.
Reply