FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6534 Discussions

multiport Ethernet reference design

Altera_Forum
Honored Contributor II
‎02-13-2017 01:43 PM
1,077 Views

I can't find a reference design to show me how to connect a shared fifo to the triple speed Ethernet IP if i set it in multiport mode. Does anyone have a build that uses the multiport configuration with the shared fifo? 

 

Also may I know if I can connect two sgmii signals from 2 FPGAs together( FPGA1_rx to FPGA2_tx and vice versa) without a phy inbetween? Any special requirements for these to work? I presume you could have loopbacked on the SGMII interface before so could work but not sure.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.