FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6023 Discussions

problems about filter design using fir compiler v9.1

Altera_Forum
Honored Contributor II
848 Views

Hi !  

 

I have designed a filter in MATLAB with the fixed coefficients, and simulink is pass ,meet the requirements。So export the fixed coefficients to fir compiler v9.1 , set the Structure Type to Fully Parallel Filter。 When run in FPGA,the results of filter output is different from matlab , Error will increase when the data is large. 

 

thanks for reply
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
98 Views

Hello, 

 

What are your filter settings? (coefficient bitwidth, scaling, output bitwidth etc.) 

 

Grt, 

Olaf
Altera_Forum
Honored Contributor II
98 Views

Hi, Olaf 

The coefficient has been exported fir compiler v9.1 , So I set scaling options for "none" ,the same as MATLab。 output bitwidth is 

full solution”。
Altera_Forum
Honored Contributor II
98 Views

Did you check the errata for the fir compiler? perhaps this is a known issue and already has a workaround..

Reply