FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

problems about filter design using fir compiler v9.1

Altera_Forum
Honored Contributor II
‎06-17-2011 02:01 AM
984 Views

Hi !  

 

I have designed a filter in MATLAB with the fixed coefficients, and simulink is pass ，meet the requirements。So export the fixed coefficients to fir compiler v9.1 , set the Structure Type to Fully Parallel Filter。 When run in FPGA，the results of filter output is different from matlab , Error will increase when the data is large. 

 

thanks for reply
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎06-22-2011 11:03 AM
234 Views

Hello, 

 

What are your filter settings? (coefficient bitwidth, scaling, output bitwidth etc.) 

 

Grt, 

Olaf
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-23-2011 12:47 AM
234 Views

Hi， Olaf 

The coefficient has been exported fir compiler v9.1 , So I set scaling options for "none" ，the same as MATLab。 output bitwidth is 

“full solution”。
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-27-2011 11:11 AM
234 Views

Did you check the errata for the fir compiler? perhaps this is a known issue and already has a workaround..

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.