FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

read data incorrect from ddr2 sdram with altmemphy.

Altera_Forum
Honored Contributor II
‎11-16-2010 01:40 PM
1,282 Views

Hi,guys. 

 

 

the Altmemphy megafuntion is used as the ddr2 sdram's phy interface in my project.But sometimes the read data is incorrect after read out from ddr2 sdram when on board test,it's that the read data is different from the wrtie data that located in the same address.In this case,the calibration is successfully done.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-16-2010 03:34 PM
575 Views

Is the termination of the transmission lines correct? In other words did you properly add ODT and OCT to your design (and thus the Rup and Rdown pins on the FPGA side)? 

 

You also might want to post some more information about your project, since now we can just guess.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.