- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,evrybody, I use EP3C5E144,use SDI core RX only,that mean it recieve the SDI and convernt to parallel signals,but the rx_clk is always keep "1",I think it should 27M clock,or not?Can you help me?
Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I doubt the core changed from Quartus 10.1sp1, so it should work fine - I've tested the core. What clocks do You supply for the core? Afaik there's no 27MHz output, only 135MHz, so You need to supply 337,5MHz, 337,5MHz + 90deg and 135MHz clocks. It'll have valid pin every 5 clock periods.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
why output is 135,but not 27?the parallel data is 27M,why clock is not the same
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
ask altera why did they make such clock output. Anyway, I had no problems using 135MHz output.
![](/skins/images/406383E7D32C62C6E4F7327A35AB307E/responsive_peak/images/icon_anonymous_message.png)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page