FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

signal compiler error

Altera_Forum
Honored Contributor II
‎10-24-2012 03:57 PM
1,151 Views

i have done doing my simulink using DSP builder. 

but when to compile the simulink the error shows like this : 

 

Matlab Error 

Error using ==> alt_dspbuilder_mdl2xml at 29 

Error due to multiple causes. 

Error: Error during compilation: Error: Error analyzing model see log for details. 

 

what does it mean? anyone can help :confused: 

 

I'm using quarters 8.1 (free version), signal builder 8.0, and matlab 2009b.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-25-2012 01:34 PM
310 Views

I had similar problems, I think that you probably don't have an HDL file that one of your blocks is referencing in the same folder as your model. Mine was a problem with the pll_clock block being used by the HSMC card. If you started with one of the Altera examples but saved it in a different folder then you also need to move the clock files ( I think there was 6 actual files) to the same folder.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.