FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

solving Overflow issue in clocked video input module

Altera_Forum
Honored Contributor II
‎01-31-2013 04:05 AM
939 Views

I am getting overflow and underflow conditions while using (VIP suite) clocked video input and clocked video output modules while working with different input and output clocks. I am using maximum fifo size. different compilations giving different results. I am using Qsys for generating VIP modules. any recommended procedure for getting better and consistant results with VIP suite.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.