FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

what are the parameter settings for enabling the SPI-4.2 POS PHY IP core

Altera_Forum
Honored Contributor II
727 Views

hi 

i am trying to enable the SPI-4.2 POS PHY IP core in the RTM interface card. I am trying to achieve a data rate of 200 Mbps and with 32-bit data path width variation. i am facing problems like 

1. dip4 error is toggling when i am receiving data but no errors while receiving training sequence  

2. stat_rd_rdat_sync also toggling while receiving data 

 

can you please suggest me the working parameter settings for both the transmitter and receiver ??
0 Kudos
0 Replies
Reply