FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
6673 Discussions

vid_hsync and vid_vsync timing specifications.

TPH_zenith
Novice
‎04-12-2021 12:25 PM
1,101 Views

What are the timing specifications for vid_hsync and vid_vsync inputs for the Intel HDMI IP ver. 19.6.0 when used as an HDMI source. These signals are shown on page 74 of the UG-HDMI 2020-12-14

0 Kudos

Link Copied

2 Replies
BoonT_Intel
Moderator
‎04-15-2021 06:06 PM
1,073 Views

Hi Sir,

For the hsync and vsync timing diagram, you may refer to figure 4, 5, 6 and 7 in page 10.

If you want to check the timing in details, you may setup the example design simulation and check how the design sending the hsync and vsync data.



0 Kudos
Copy link
BoonT_Intel
Moderator
‎04-25-2021 10:40 PM
1,049 Views

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.