FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6314 Discussions

what are the parameter settings for enabling the SPI-4.2 POS PHY IP core

Altera_Forum
Honored Contributor II
817 Views

hi 

i am trying to enable the SPI-4.2 POS PHY IP core in the RTM interface card. I am trying to achieve a data rate of 200 Mbps and with 32-bit data path width variation. i am facing problems like 

1. dip4 error is toggling when i am receiving data but no errors while receiving training sequence  

2. stat_rd_rdat_sync also toggling while receiving data 

 

can you please suggest me the working parameter settings for both the transmitter and receiver ??
0 Kudos
0 Replies
Reply