FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6568 Discussions

who can support a example for fft ip core 7.2 simulation?

Altera_Forum
Honored Contributor II
1,281 Views

i am facing a boring problem that i can get right simulation waveform. signal of sink_ready was reset to zero automatically then there is no result after timing simulation.

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
583 Views

i have already found the criticial point that there is a mistake at Figure 3–3 in the FFT MegaCore Function User Guide document.  

 

the type of signal sink_ready is output !!!, so sink_ready have to be repalced by source_ready.
0 Kudos
Reply