FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

why the on-chip dual clock ram has no read signal?

Altera_Forum
Honored Contributor II
802 Views

I add a on-chip dual clock ram with on-chip memory? 

 

but it has no read signal for two port,why? 

 

and how to read the ram with this circumstance? 

 

??write high for write,and low for read? 

 

thank!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
80 Views

imagine that when you write data into sram. 

 

you specify the address, but in some case you don't want write data. 

therefore you need write_enable signal. 

 

how about read sequence? 

read data appear as you specify address. 

if you don't want to use the data? 

just ignore it. 

that is why you don't need read_enable signal.
Altera_Forum
Honored Contributor II
80 Views

Are you generating this onchip memory for NIOS II as  

 

in normal IP generation case i feel it rd_enable will be there 

 

but in Nios II situation we use IORD_32direct and read enable will not be available for user to control
Altera_Forum
Honored Contributor II
80 Views

thanks all! 

 

I use this dpram for nios2 and my logic.on port for nios2 and another for my logic. 

 

so I want to known how to access the dpram for my logic without read signal. 

 

i think akira is right. 

 

I will test it !
Reply