FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6460 Discussions

10AX027E3F29E2SG Pin AB19 voltage (IO-AB19 / LVDs2J)

Joseph_Wilger
Beginner
540 Views

Pin AB19 has a low voltage. 

A good board has proper voltage waveform (1.8 Vdc high, and ≤ 0.3 Vdc low).
This is a waveform amplitude of 1.5 volts difference (1.8 Volt rail).


Labels (1)
0 Kudos
4 Replies
FvM
Honored Contributor II
427 Views

Hi,

why are you starting a new thread instead of continuing the previous one? https://community.intel.com/t5/Programmable-Devices/Unexpected-Voltage-output-on-pin-AB19/m-p/1711288

Anyway, now we know at least about used device. Still not clear how the pin is connected in your circuit? How much pull-down current is required by the external circuit to achieve expected 0V level?  A schematic would be preferred for explanation. Is it an off-the-shelf development kit or your own design? Which I/O standard is configured for the pin?

Regards
Frank

0 Kudos
Joseph_Wilger
Beginner
374 Views

1. why are you starting a new thread ... I was unable to navigate my browser back to the original thread. There was also no eMail link I could use.

2. Still not clear how the pin is connected in your circuit? How much pull-down current is required by the external circuit to achieve expected 0V level? See below. 

3. A schematic would be preferred for explanation. I am unable to share the schematic - without and NDA in place. Certainly not on an open forum like this. 

4. Is it an off-the-shelf development kit or your own design? Our own design. 

 

5. Which I/O standard is configured for the pin? I will check.

0 Kudos
AqidAyman_Intel
Employee
74 Views

Any update on questions 2 and 5?


For the schematic, you can share it privately with me via email. Let me know if you wish to send it.


Regards,

Aqid


0 Kudos
Joseph_Wilger
Beginner
38 Views

Aqid:

 

Thank you for the follow up. 
Do you happen to know if Boston Scientific has an NDA in place with Intel?

Please send me your eMail address. 

Joe

0 Kudos
Reply