FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6469 ディスカッション

A10 schematic Check

TGao
ビギナー
893件の閲覧回数

Dear Sir/Madam,

The attachment is A10 schematic, and I have something not sure, could you help check it?

 

  1. The board have two pcs FPGA, how connect them by using the JTAG and AS?

 

Thanks

Ted

0 件の賞賛
3 返答(返信)
JohnT_Intel
従業員
753件の閲覧回数

Hi,

 

The configuration pin looks fine to me. Since the JTAG pin is connected separately then it should be fine. No problem with the AS connection as well. Please make sure that the MSEL pin is set correctly.

 

If you have doubt on the JTAG and AS connection, you may always refer back to https://www.intel.com/content/www/us/en/programmable/documentation/sam1403483633377.html#sam1403482901661 Figure 137.

TGao
ビギナー
753件の閲覧回数
Hi Johnt, Noted it, Thanks for your help! Ted
JohnT_Intel
従業員
753件の閲覧回数

I am glad that I am able to help.

返信