FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

Accessing RAM from custom IP in Platform Designer.

URN
Novice
‎05-03-2019 05:39 AM
556 Views

Does anyone have a simple example of Verilog to access RAM within an SOPC block as a custom IP with Avalon MM interface? Thanks.

0 Kudos

Link Copied

1 Reply
GuaBin_N_Intel
Employee
‎05-06-2019 11:32 AM
253 Views

We have some tutorial and video on how to build a new avalon-mm IP, either find in google "Making Qsys Components Tutorial" or https://www.youtube.com/watch?v=v6rhbVABlo8. To access it, you have a master interface that compatible to avalon-mm spec https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf, Figure 7.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.