FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

Accessing RAM from custom IP in Platform Designer.

URN
Novice
423 Views

Does anyone have a simple example of Verilog to access RAM within an SOPC block as a custom IP with Avalon MM interface? Thanks.

0 Kudos
1 Reply
GuaBin_N_Intel
Employee
120 Views

We have some tutorial and video on how to build a new avalon-mm IP, either find in google "Making Qsys Components Tutorial" or https://www.youtube.com/watch?v=v6rhbVABlo8. To access it, you have a master interface that compatible to avalon-mm spec https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf, Figure 7.

Reply