Agilex 5 FPGA E-Series 065B Modular Development Kit - PINOUT Bank 6E, 6G, 6F, 6H

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Agilex 5 FPGA E-Series 065B Modular Development Kit - PINOUT Bank 6E, 6G, 6F, 6H

67 Views

Hi,

I have an Agilex™ 5 FPGA E-Series 065B Modular Development Kit, and I also created a project in which I intended to use pins from banks 6E, 6G, 6F, and 6H.

However, when I open Quartus and the Pin Planner, all the pins from these banks are shown as No Connect. I generated an I/O Banks report for the device A5ED065BB32AE4SR0, and these banks are not listed.

I am a bit confused because in the DevKit schematics, the IOs from these banks are routed, and the documentation on the website states that they can be used as HVIO.

Could you please clarify what is the status of these banks? Are they perhaps intended for migration to higher devices, such as Agilex 7?

Bert Regards,

Robert

80 KB

110 KB

185 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.