- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am getting calibration failure for DDR4 EMIF in arria 10 SoC development kit..
What is the reason for getting failure?
Can anyone give solution for error?
I am getting calibration failure for DDR4 EMIF in arria 10 SoC development kit..
What is the reason for getting failure?
Can anyone give solution for error?
Link Copied
11 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
Probably the pin location or memory parameter's are mistaken.
Please take an advantage of using the preset of targeting Arria10 SoC devkit for DDR4 EMIF example design. This will generate 100% guaranteed functional design. Please follow the link for the detail.
- Tags:
- o
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Eventhough I am selecting the same the arria 10 SoC development kit from preset...but I am getting the calibration failure..
If so possible ,can u please share your EMIF traffic gen working project...
Eventhough I am selecting the same the arria 10 SoC development kit from preset...but I am getting the calibration failure..
If so possible ,can u please share your EMIF traffic gen working project...
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
Which of FGPA EMIF or HPS EMIF are you referring to ?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Fpga EMIF for arria 10 SoC development kit
Fpga EMIF for arria 10 SoC development kit
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
please try to use the attached design. the design was created by Quartus pro 20.4 version.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can you able share .zip file..beacaue war file it is not opening..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Whether your project created in quartus prime pro 17.1...because 20.4 lite edition no arria 10 available..only in standard edition only available...so I dnt have liscence for that...could u able share 17.1version project file..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
Here is the design for 17.1 pro and zipped for you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Thanks for sharing...
But I got output for that...
If u have created user interface( Avalon-mm) for EMIF IP..if so possible can u share the file?
Thanks for sharing...
But I got output for that...
If u have created user interface( Avalon-mm) for EMIF IP..if so possible can u share the file?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
The traffic generator module is attached in the design which interfacing to DDR4 EMIF IP via Avalon-mm.
the module path is here
qii/ip/ed_synth/ed_synth_tg/synth/ed_synth_tg.v
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Ya correct...I am asking user interface vhdl code(Avalon mm) to interface with EMIF IP
Need to remove tg and include user interface code..
Ya correct...I am asking user interface vhdl code(Avalon mm) to interface with EMIF IP
Need to remove tg and include user interface code..

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page