FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5929 Discussions

Cyclone V GX transceiver Native PHY IP

S_Healthineers
Beginner
ā€Ž10-02-2019 02:51 PM
723 Views

Does anyone know where to find a reference design for Cyclone V transceiver Native PHY IP with reset and reconfiguration controller

0 Kudos

Link Copied

2 Replies
CheePin_C_Intel
Employee
ā€Ž10-04-2019 08:11 AM
473 Views

Hi,

 

As I understand it, you have some inquiries related to example design for CV dynamic reconfiguration. For your information, I have sent you a simulation example which was previously available in wiki for your reference. Please let me know if there is any concern. Thank you.

0 Kudos
Copy link
S_Healthineers
Beginner
ā€Ž10-08-2019 01:23 PM
473 Views

ā€‹Thanks šŸ˜ƒ

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.