To interface the DRAM , we need to use 2J , 2K IO bank.
We have x16 support , so can we configure the unused pins of 2J and 2K bank as GPIOs ?
Yes, we can configure unused pins as GPIO.
Which FPGA(P/N) are you using?Refer pin connection guideline from below link
We are using Arria 10 SX series . so there we wil be using only 16 data bits. rest of the data bits can be used as GPIOs ?
Only shared IO bank and dedicated bank pin can be used as GPIO pin.
check Arria 10 Hard Processor System Pin Information.
For more complete information about compiler optimizations, see our Optimization Notice.