FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DRAM Memory Interface

SB_S
Beginner
538 Views

To interface the DRAM , we need to use 2J , 2K IO bank.

We have x16 support , so can we configure the unused pins of 2J and 2K bank as GPIOs ?

0 Kudos
3 Replies
AnandRaj_S_Intel
Employee
124 Views

Hi,

 

Yes, we can configure unused pins as GPIO. 

Which FPGA(P/N) are you using?Refer pin connection guideline from below link

https://www.intel.com/content/www/us/en/programmable/documentation/lit-dpcg.html

 

Regards

Anand

SB_S
Beginner
125 Views

​We are using Arria 10 SX series . so there we wil be using only 16 data bits. rest of the data bits can be used as GPIOs ?

AnandRaj_S_Intel
Employee
125 Views

Only shared IO bank and dedicated bank pin can be used as GPIO pin.

check Arria 10 Hard Processor System Pin Information.

 

 

Reply