EPCS Active serial Configuration on Cyclone IV GX FPGA Development Kit

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

EPCS Active serial Configuration on Cyclone IV GX FPGA Development Kit

961 Views

Hello,

i'm intrested to know if there is a way of checking the AS configuration as described in "Configuration and Remote System Upgrades in Cyclone IV Devices" (http://www.altera.com/literature/hb/cyclone-iv/cyiv-51008.pdf - figure 8-2) on the "Cyclone IV GX FPGA Development Kit" (http://www.altera.com/products/devkits/altera/kit-cyclone-iv-gx.html).

I can see the MAX II CPLD is the device interfacing the serial configuration device (EPCS128 decive), is there a way to bypass it to check the programming without the CPLD in the loop?

where does the DATA[0], DCLK, nCSO and ASDO ports from the Cyclone device go to?

thank you

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.