FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5158 Discussions

EPCS Active serial Configuration on Cyclone IV GX FPGA Development Kit

Altera_Forum
Honored Contributor II
793 Views

Hello, 

i'm intrested to know if there is a way of checking the AS configuration as described in "Configuration and Remote System Upgrades in Cyclone IV Devices" (http://www.altera.com/literature/hb/cyclone-iv/cyiv-51008.pdf - figure 8-2) on the "Cyclone IV GX FPGA Development Kit" (http://www.altera.com/products/devkits/altera/kit-cyclone-iv-gx.html). 

I can see the MAX II CPLD is the device interfacing the serial configuration device (EPCS128 decive), is there a way to bypass it to check the programming without the CPLD in the loop? 

where does the DATA[0], DCLK, nCSO and ASDO ports from the Cyclone device go to? 

 

 

thank you 

 

 

0 Kudos
0 Replies
Reply