- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
When I use FFT Intel FPGA IP (version 19.1), the simulation results of fft is correct (compared with python calculate results). Then I assert inverse signal to calculate ifft, the results is incorrect. Note that the configuration of the IP is as follows. Can you tell me why the error happens, and how to solve this problem, thanks.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Thank you for filing this case and sharing the details. I appreciate your patience. Please allow me some time to review the information, and I’ll get back to you as soon as possible.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I understand you’re experiencing unexpected results with the iFFT output from the Intel FPGA FFT IP. To help ensure we’re aligned and to assist you effectively, could you please share the following details:
1. The specific FPGA device and Quartus version you’re using.
2. A simple simulation setup in QuestaSim that replicates the issue, along with the detailed steps you followed.
3. The expected (golden) results and a brief explanation of the discrepancy you’re observing.
4. Just wonder if similar issue observed if you are using single direction iFFT.
This information will help me better understand the context and investigate further.
Please let me know if you have any concerns or need clarification. Thank you.
Best regards,
Chee Pin

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page