FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6478 Discussions

FPGA programming verification

SKacc
Novice
‎07-15-2020 05:01 AM
885 Views

Hi Team

 

I am using Arria V FPGA in my design. How to confirm if I program FPGA successfully?

I know FPGA_DONE is driven HIGH. Is there any checksum king of verification?

 

Regards

Srikanth Kacchu

0 Kudos

Link Copied

2 Replies
NurAiman_M_Intel
Employee
‎07-16-2020 12:37 AM
875 Views

Hi,


Thank you for contacting Intel community.


CONF_DONE is HIGH is enough for you to know that you have program the FPGA successfully. If there is error, CONF_DONE will be LOW or nconfig-nstatus is LOW. And INIT_done will be high when entering user mode.


Thanks.


Regards,

Aiman


0 Kudos
Copy link
NurAiman_M_Intel
Employee
‎07-20-2020 10:27 PM
861 Views

Hi,


If there is no further request needed, i will proceed to close this case. If you have other question, you are always welcome to post a new case.


Thanks.


Regards,

Aiman


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.