FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5241 Discussions

For the Max10 fpga peripheral clock it says: "Table 31. Peripheral Clock Interface Signals ... Note: To avoid functional failure, the required minimum peripheral clock frequency is 25 MHz"

KLohr
Novice
502 Views

I have a design that feeds both clocks of the ADC with a 2Mhz clock (from the PLL) and it seems to work fine for the Temperature Sense Diode. Our System clock for the FPGA is only 4Mhz. Does that mean we can't use the ADC for other functions?

0 Kudos
1 Reply
GuaBin_N_Intel
Employee
98 Views
User must follow the note to run at minimum peripheral clock 25MHz for ADC core clock. Once violated, it will cause unexpected result when running it on hardware/board.
Reply