FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5239 Discussions

Hi, iam using MAX10-10M04DAF256C8G in one my design, i understand from Power management file for the same FPGA that Power Sequencing circuit is not required. Please correct if my understanding is wrong.

SAM00
Beginner
452 Views
 
0 Kudos
1 Reply
Rahul_S_Intel1
Employee
246 Views

Hi,

Kindly refer the document ,for your reference and you can find that there is no power up and power down sequence.

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_pwr.pd

Reply